On Scaling Rules for Energy of VLSI Polar Encoders and Decoders
نویسندگان
چکیده
It is shown that all polar encoding schemes of rate R > 1 2 of block length N implemented according to the Thompson VLSI model must take energy E ≥ Ω ( N ) . This lower bound is achievable up to polylogarithmic factors using a mesh network topology defined by Thompson and the encoding algorithm defined by Arikan. A general class of circuits that compute successive cancellation decoding adapted from Arikan’s butterfly network algorithm is defined. It is shown that such decoders implemented on a rectangle grid for codes of rate R > 2/3 must take energy E ≥ Ω(N), and this can also be reached up to polylogarithmic factors using a mesh network. Capacity approaching sequences of energy optimal polar encoders and decoders, as a function of reciprocal gap to capacity χ = (1 −R/C)−1, have energy that scales as Ω ( χ ) ≤ E ≤ O ( χ log (χ) ) .
منابع مشابه
Robust Distributed Source Coding with Arbitrary Number of Encoders and Practical Code Design Technique
The robustness property can be added to DSC system at the expense of reducing performance, i.e., increasing the sum-rate. The aim of designing robust DSC schemes is to trade off between system robustness and compression efficiency. In this paper, after deriving an inner bound on the rate–distortion region for the quadratic Gaussian MDC based RDSC system with two encoders, the structure of...
متن کاملFast Encoding and Decoding of Flexible-Rate and Flexible-Length Polar Codes
This work is on fast encoding and decoding of polar codes. We propose and detail 8-bit and 16-bit parallel decoders that can be used to reduce the decoding latency of the successive-cancellation decoder. These decoders are universal and can decode flexible-rate and flexible-length polar codes. We also present fast encoders that can be used to increase the throughput of serially-implemented pola...
متن کاملEfficient realizations of encoders and decoders based on the 2-D discrete wavelet transform
| In this paper we present architectures and scheduling algorithms for encoders and decoders that are based on the 2-D Discrete Wavelet Transform. We consider the design of encoders and decoders individually, as well as in an integrated encoder-decoder system. We propose architec-tures ranging from SIMD processor arrays to folded archi-tectures that are suitable for single chip implementations....
متن کاملArt of constructing low-complexity encoders/decoders for constrained block codes
A rate : block encoder is a dataword-to-codeword assignment from 2 -bit datawords to 2 -bit codewords, and the corresponding block decoder is the inverse of the encoder. When designing block encoders/decoders for constrained systems, often, more than 2 codewords are available. In this paper, as our main contribution, we propose efficient heuristic computer algorithms to eliminate the excess cod...
متن کاملAnalysis of convolutional encoders and synthesis of rate-2/n Viterbi decoders
In this paper the problem of obtaining efficient hardware for Viterbi decoders for high rate convolutional encoders is addressed. It is first shown that the graphs describing the interconnection of the add-compare-select units required may be classified in terms of structures of which there are only a small number for a given code constraint length. They correspond to the assignment of individu...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- CoRR
دوره abs/1602.04034 شماره
صفحات -
تاریخ انتشار 2016